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Abstract
A multiprocessor’s memory consistency model imposes ordering
constraints among loads, stores, atomic operations, and memory
fences. Even for consistency models that relax ordering among
loads and stores, ordering constraints still induce signiﬁcant per-
formance penalties due to atomic operations and memory order-
ing fences. Several prior proposals reduce the performance penalty
of strongly ordered models using post-retirement speculation, but
these designs either (1) maintain speculative state at a per-store
granularity, causing storage requirements to grow proportionally to
speculation depth, or (2) employ distributed global commit arbitra-
tion using unconventional chunk-based invalidation mechanisms.
In this paper we propose INVISIFENCE, an approach for im-
plementing memory ordering based on post-retirement speculation
that avoids these concerns. INVISIFENCE leverages minimalistic
mechanisms for post-retirement speculation proposed in other con-
texts to (1) track speculative state efﬁciently at block-granularity
with dedicated storage requirements independent of speculation
depth, (2) provide fast commit by avoiding explicit commit ar-
bitration, and (3) operate under a conventional invalidation-based
cache coherence protocol. INVISIFENCE supports both modes of
operation found in prior work: speculating only when necessary
to minimize the risk of rollback-inducing violations or speculating
continuouslytodecoupleconsistencyenforcementfromtheproces-
sor core. Overall, INVISIFENCE requires approximately one kilo-
byte of additional state to transform a conventional multiprocessor
into one that provides performance-transparent memory ordering,
fences, and atomic operations.
Categories and Subject Descriptors
C.1.4 Computer Systems Organization [Processor Architectures]:
Parallel Architectures
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1. Introduction
Stalls due to memory ordering constraints in shared-memory mul-
tiprocessors can result in signiﬁcant performance penalties [1, 5, 8,
12, 14, 15, 26, 28, 32, 33]. Such stalls arise not just because of or-
dering requirements among loads and stores but also from atomic
operations and explicit memory ordering fences, which occur fre-
quently in highly-tuned multithreaded applications due to these ap-
plications’ usage of ﬁne-grained locking and lock-free synchro-
nization. Thus, even relaxed consistency models can incur signiﬁ-
cant performance penalties due to memory ordering [8, 31, 32, 33].
Stronger consistency models incur even larger delays.
To reduce this performance penalty, current processors employ
in-windowspeculativememoryreordering[13]andpost-retirement
store buffers [3] (FIFO or coalescing, depending on the consis-
tency model). However, performance penalties remain because of
limited capacity of FIFO store buffers (implemented as CAMs to
support load forwarding) and/or latency of atomic operations and
fences (typically implemented by stalling dispatch or commit until
the store buffer drains). As Figure 1 shows, memory ordering con-
straints block instruction commit for a signiﬁcant fraction of time
not only for sequential consistency but also for consistency mod-
els that relax only store-to-load ordering (e.g., SPARC’s TSO) and
even for models with fully relaxed ordering (e.g., SPARC’s RMO).
Whereas conventional processors enforce ordering constraints
conservatively, the vast majority of these ordering stalls are dynam-
ically unnecessary [15]. Hence, researchers have proposed using
post-retirement speculation, that is, speculation beyond the instruc-
tion window, to eliminate the performance gap between strong con-
sistency models and relaxed consistency models [5, 10, 14, 15, 17,
19, 21, 26, 28, 33].
These proposals take two alternative approaches. One class of
proposals directly extends the instruction window with ﬁne-grained
buffers for speculatively retired instructions, detecting consistency
violations by snooping incoming cache coherence requests [14, 15,
26, 28, 33]. This approach has been shown to match or exceed
theperformanceofaconventionalRMOimplementation.However,
tracking speculative state at a per-instruction or per-store granular-
ity requires post-retirement buffers that must grow proportionally
to the duration of speculation. Furthermore, these proposals either
have rollback or commit cost that is proportional to the duration
of speculation. The high store miss latency of current systems can
be fully tolerated only by deep speculation, leading to high storage
requirements and rollback/commit costs.
A second class of proposals takes a more radical approach by
enforcing consistency at coarse granularity on chunks of instruc-
tions rather than individual memory operations, thus amortizing the
cost of maintaining speculative state and acquiring store permis-
sions [5, 10, 17, 19]. This approach has also been shown to achieve
high performance. However, these proposals require unconven-
tional extensions to the memory system, such as efﬁcient support
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Figure 1. Ordering stalls in conventional implementations of SC, TSO, and RMO as a percent of execution time. The “SB drain”
segments represent stall cycles due to store buffer drains triggered by atomic operations and fences (under TSO and RMO) or any
memory operation (under SC). The “SB full” segments represent stall cycles due to limited store buffer capacity.
for global commit arbitration, update-based cache coherence pro-
tocols, and/or support for bulk operations on read-set and write-set
signatures, potentially hindering widespread adoption. Section 2
and Section 5 further describe prior work.
To enable performance-transparent memory ordering in
conventional multiprocessors, this work builds upon tech-
niques for deep speculation pioneered in other contexts
[2, 11, 16, 18, 20, 23, 24, 25, 27] to create INVISIFENCE, a
new design that uses post-retirement speculation to implement any
consistency model efﬁciently. INVISIFENCE employs a standard
cache coherence protocol, cache hierarchy, and coalescing store
buffer sized to hold only outstanding misses (e.g., eight entries).
During speculative execution, INVISIFENCE buffers data for
speculative stores in the coalescing store buffer until the miss
completes and in the data cache afterwards, using the second level
of cache to preserve non-speculative state. INVISIFENCE detects
ordering violations by snooping external cache coherence requests
via per-block speculatively read/written bits in the data cache. To
abort speculation, INVISIFENCE ﬂash-invalidates speculatively
written blocks and restores checkpointed register state. To commit
speculation, INVISIFENCE simply ﬂash-clears the speculatively
read/written bits.
By default, INVISIFENCE initiates speculation only when the
processor would otherwise stall retirement due to consistency con-
straints (e.g., under SC, when a load cannot retire due to an out-
standing store). This selective speculation minimizes time spent
speculating and consequently vulnerability to rollback-inducing vi-
olations. Moreover, INVISIFENCE opportunistically commits spec-
ulation in constant time whenever the ordering requirements for
all in-ﬂight memory operations have been satisﬁed. This instanta-
neous opportunistic commit obviates prior proposals’ need to tol-
erate long-latency commit operations, allowing INVISIFENCE to
obtain high performance with hardware support for only a single
in-ﬂight speculation (i.e., only one register checkpoint and one set
of bits in the data cache for tracking speculative accesses).
Alternatively, INVISIFENCE can employ the continuous spec-
ulation espoused by prior work on chunk-based designs [5, 10,
17, 19]. Instead of initiating speculation only upon a potential or-
dering stall, continuous speculation executes all memory opera-
tions speculatively, allowing it to subsume in-window mechanisms
for enforcing memory consistency at the cost of a second check-
point to pipeline chunk commit with subsequent execution. Con-
tinuous speculation increases vulnerability to ordering violations,
causing a straight-forward implementation to suffer substantial per-
formance degradation relative to selective speculation. To mitigate
thispenalty,weproposeanalternativepolicyforresolvingpotential
ordering violations: commit on violate (CoV). CoV avoids unnec-
essary rollbacks by deferring — for a bounded timeout interval —
those requests that would otherwise cause a violation. This timeout
interval provides an opportunity to commit the speculation instead
of immediately aborting.
INVISIFENCE is the ﬁrst approach for implementing memory
consistencythatallowsdeeppost-retirementspeculationinthecon-
text of a standard cache coherence protocol while avoiding ﬁne-
grained post-retirement store buffering. Our performance results
show that the selective and continuous variants of INVISIFENCE
outperform a conventional RMO implementation. In its highest-
performing conﬁguration, INVISIFENCE adds only an eight-entry
coalescing store buffer, a register checkpoint, and two bits per pri-
mary data cache block — approximately 1KB of additional state —
to a conventional multiprocessor.
2. Background on Memory Consistency
A multiprocessor’s memory consistency model speciﬁes the
programmer-visible memory reorderings allowed to different
memory locations with respect to loads, stores, atomic operations
(e.g., compare-and-swap or atomic increment), and explicit
memory ordering fences [1]. There are three general classes of
consistency models: Sequential Consistency (SC), which guaran-
tees strict memory ordering (e.g., MIPS); Processor Consistency
(PC), which relaxes ordering from stores to subsequent loads (e.g.,
SPARC TSO and x86); and Release Consistency (RC), which
relaxes all ordering except at programmer-speciﬁed memory
fences (e.g., SPARC RMO, PowerPC, ARM, and Alpha). Speciﬁc
instantiations of the latter two models vary; for concreteness, this
paper uses SPARC’s TSO and RMO as representative of typical
PC and RC models, respectively.
2.1 Conventional Implementations
We describe canonical SC, TSO, and RMO implementations that
will serve as reference points for our performance comparisons.
These implementations all leverage an invalidation-based cache
coherence protocol and a mechanism for in-window speculative
memory reordering, but they differ in their ability to employ a post-
retirement store buffer and their handling of atomic operations.
Invalidation-based cache coherence protocol. Today’s mul-
tiprocessors overwhelmingly use block-granularity invalidation-
based cache coherence such as snooping or directory protocols.
The key properties of these protocols are that they serialize all
writes to the same address and inform the processor when a store
miss completes. As described below, the processor then leverages
these properties to implement its desired memory consistency
model without additional help from the coherence protocol.1
1Although this general approach is used by Intel, AMD, and Sun,
there are exceptions. For example, IBM’s Power4 requires fences
to circulate its ring-based interconnect before completing [30].
2Model Memory Ordering Relaxations Store Buffer (SB) Retirement of:
Organization Granularity Load Store Atomic Full Fence
SC None FIFO Word (8 bytes) Drain SB – Drain SB N/A
TSO Store-to-load FIFO Word (8 bytes) – – Drain SB Drain SB
RMO All Unordered Block (64 bytes) – – Complete store Drain SB
Figure 2. Memory consistency models: deﬁnitions and conventional implementations. An entry of “–” indicates that the consistency
model imposes no special requirements on retiring the instruction in consideration.
In-window speculation support. Dynamically scheduled pro-
cessorsusealoadqueueandstorequeuetosupportout-of-orderex-
ecution of memory operations while enforcing in-window unipro-
cessor memory dependencies. Multiprocessors can similarly sup-
port in-window speculative reordering of memory operations while
guaranteeing memory ordering by either snooping the load queue
whenever a block is invalidated or evicted from the cache [13, 35]
or using pre-retirement ﬁltered load re-execution [4, 13, 29]. Such
a mechanism is essential for allowing out-of-order load execution
in implementations of strongly ordered models (SC and TSO) and
allows for in-window speculative execution of memory fences in
RMO implementations. Thus we assume such in-window support
as part of the baseline implementations of all memory consistency
models.
Implementing SC, TSO, and RMO. SC implementations can
employaword-granularityFIFOstorebuffer,butasloadsmuststall
at retirement until all prior stores complete, the store buffer’s util-
ity is limited. TSO implementations, by contrast, allow loads to
retire past outstanding stores. However, the size of the FIFO store
buffers employed by these implementations is limited by the need
to support age-ordered fully-associative search for bypassing val-
ues to subsequent loads. Thus, TSO implementations may incur
stalls at store retirement due to the store buffer being full. Fur-
thermore, to satisfy ordering constraints at atomic operations the
store buffer must drain by stalling until all prior store misses have
completed. RMO implementations typically employ an unordered
block-granularity coalescing store buffer and allow stores that hit
in the cache to skip the store buffer and retire directly into the data
cache. The extra capacity and RAM-based nature of a coalescing
store buffer typically eliminate store buffer capacity stalls. How-
ever, implementations of RMO must drain the store buffer at ex-
plicit memory barriers, and they cannot retire an atomic operation
until it obtains write permission to ensure atomicity. Unfortunately,
memory fences and atomic operations are not infrequent, as they
form the foundation on which locks and lock-free synchroniza-
tion are built. Figure 2 summarizes the differences between con-
ventional implementations of SC, TSO, and RMO.
2.2 Post-Retirement Speculation
Researchers have proposed post-retirement speculation to close the
performance gap between strong and weak consistency models [5,
14, 15, 19, 28, 33]. The goal of these proposals is to support deeper
speculative memory reordering than possible using only in-window
mechanisms. These prior proposals can be classiﬁed into two broad
lineages of work.
Speculative retirement. The ﬁrst lineage [14, 15, 28, 33] di-
rectly attacks memory ordering stalls in conventional implemen-
tations by allowing instructions to speculatively retire when they
would otherwise stall at retirement waiting for a memory order-
ing constraint to be satisﬁed. These proposals maintain the state
of speculatively-retired instructions at a ﬁne granularity, enabling
precise recovery from misspeculations. They detect such misspec-
ulations by snooping external cache coherence requests similarly
to in-window mechanisms for speculative reordering, and commit
speculative state once all outstanding store misses have completed.
Ranganathan et al. [28] ﬁrst introduced the concept of specula-
tive retirement via an implementation that allows loads and non-
memory instructions—but not stores—to speculatively retire into
an in-order history buffer. Gniady et al. [15] extended this im-
plementation to allow stores to speculatively retire and delegated
the task of monitoring external requests to a separate RAM-based
structure, enabling a larger history buffer. Gniady and Falsaﬁ [14]
reduced the amount of custom storage needed to buffer speculative
state by recording the speculative history in the memory hierarchy.
More recently, Wenisch et al. [33] proposed atomic sequence
ordering (ASO), which employs register checkpointing rather than
a history buffer. The key property of ASO’s design is that it per-
forms all forwarding from stores to loads via the L1 cache. ASO
thus places all speculative data directly into the L1 cache at retire-
ment regardless of whether the block is present or not. As a result,
ASO must extend the L1 cache with per-word valid bits to sup-
port correct merging of data. ASO adds per-block speculatively-
accessed bits to detect violations. As the L1 cache now contains
core-private speculative values, the L2 provides data for external
coherence requests. To facilitate commit of speculative state into
the L2 cache, ASO employs a FIFO store buffer called the Scal-
able Store Buffer (SSB). The SSB holds all stores from a specula-
tive sequence in-order (because the SSB does not supply values to
loads, its scalability is less restricted than a traditional FIFO store
buffer). To commit speculation, the processor drains these specula-
tive stores in order from the SSB into the L2 cache while stalling
external requests at the L2. Overall, the key advantages of ASO
over the earlier proposals are that (1) SSB storage requirements are
proportional to the number of stores rather than the number of in-
structions in a speculative sequence and (2) ASO does not require
a separate structure for detecting violations.
Chunk-based enforcement of consistency. Another lineage
of work [5, 7, 10, 19] proposed the idea of enforcing consis-
tency at the granularity of coarse-grained chunks of instructions
rather than individual instructions. These approaches execute in
continuous speculative chunks, buffering register state via check-
points and buffering speculative memory state in the L1 cache.
Correct recovery from misspeculation is ensured by maintaining
non-speculative state in lower levels of the cache hierarchy and in-
validating speculatively-written lines from the L1 cache on abort
to be refetched on demand. Chunks do not attempt to acquire per-
missions for individual stores during execution but rather acquire
permissions for all stores within a chunk via a single operation at
the end of the chunk. After acquiring permissions, the chunk sends
its write set to other processors, which use this write set to detect
violations. The processor tolerates the latency of this commit pro-
cess via pipelined chunk execution. These proposals’ continuous
speculation also makes it unnecessary for them to provide a dis-
tinct mechanism for detecting in-window memory consistency vi-
olations, as all loads are already executing as part of a speculative
chunk.
3TCC [19] ﬁrst introduced the concept of enforcing consistency
atacoarsegranularity.TheoriginalTCCimplementationemployed
a global commit token and an update-based coherence protocol,
with chunks broadcasting both addresses and data to all other
chunks on acquiring commit permissions via global arbitration for
the commit token. A subsequent design [7] employs a distributed
arbitration mechanism and an invalidation-based coherence proto-
col in which chunks send addresses but not data of write sets after
committing.Morerecently,Cezeetal.[5]proposedBulkSC,which
leverages the Bulk [6] architecture to decouple coarse-grained en-
forcement of consistency from the cache coherence protocol. Bulk
maintains the read- and write-sets of speculative chunks as ﬁnite-
size conservative representations called signatures that are small
enough to be communicated to arbiters and other processors.
Discussion. The speculative retirement and chunk-based
enforcement approaches differ along three key dimensions:
maintenance of speculative state at a per-store versus per-block
granularity, acquiring store permissions per-block versus per-
chunk, and speculating selectively versus continuously. All of
these choices have tradeoffs. Per-store state maintenance enables
more precise rollback at a cost of requiring much more speculative
state: storage requirements grow proportionally to the number of
speculatively-retired stores, leading to substantial storage costs
(e.g., ASO’s SSB as proposed is 10 KB). Chunk-based designs
require efﬁcient mechanisms for global arbitration and efﬁcient
mechanisms for communication of chunk write sets; although
innovative solutions to these problems have been proposed, they
depart signiﬁcantly from conventional memory systems. Finally,
selective speculation minimizes the vulnerability to misspecula-
tions, whereas continuous speculation simpliﬁes processor design
by decoupling consistency from the processor core.
The next two sections present INVISIFENCE, a consistency
model implementation based on post-retirement speculation
that leverages designs for deep speculation proposed in other
contexts to support both continuous and selective speculation
while avoiding per-store buffers and operating within a standard
cache coherence protocol.
3. INVISIFENCE Mechanisms
This section describes the structures and operations of INVISI-
FENCE’s post-retirement speculation mechanism. The next section
(Section4)describes INVISIFENCE’suseofthismechanisminboth
a selective speculation mode, which tailors speculation to the re-
quirements of various consistency models, and a continuous specu-
lation mode, which is suitable for any consistency model. Section 5
compares INVISIFENCE to other recent proposals for speculative
implementations of memory consistency.
INVISIFENCE uses post-retirement speculation to reduce the
performance penalty of atomic operations, memory ordering
fences, and the frequent ordering requirements of stronger
models such as TSO and SC. INVISIFENCE’s implementation is
explicitly designed to avoid requiring any per-instruction tracking
structures or unconventional mechanisms for acquiring coherence
permissions. In fact, our goal for INVISIFENCE is to require
only small modiﬁcations to the well-understood baseline RMO
design presented in the previous section. To accomplish this goal,
INVISIFENCE builds upon techniques and mechanisms from the
extensive prior work on supporting deep speculation in contexts
such as speculative locking and synchronization [24, 27], transac-
tional memory [2, 20], speculative compiler optimizations [25],
checkpointed resource reclamation [9, 22, 23], and speculative
multithreading [11, 16, 18]. INVISIFENCE, however tailors these
techniques for use in the context of eliminating performance
penalties of memory ordering.
3.1 INVISIFENCE Structures
INVISIFENCE uses the structures of the baseline RMO im-
plementation described in Section 2, including its processor,
block-granularity non-FIFO store buffer, in-window speculation
mechanism, write-back caches, and conventional invalidation-
based cache coherence protocol. INVISIFENCE makes the
following modiﬁcations to this baseline processor’s structures:
Registercheckpoint.Aswithanycheckpoint/recoveryscheme,
INVISIFENCE relies on the processor’s ability to checkpoint and
restore its register state and program counter.
Speculative access bits added to the data cache tags. INVISI-
FENCE adds speculatively-read and speculatively-written bits to
each cache tag entry of the primary data cache. For a 64KB cache
with 64-byte blocks, this requires 2k bits (256 bytes), represent-
ing 0.4% overhead. INVISIFENCE’s read and written bits support
two single-cycle ﬂash-clear operations: ﬁrst, a ﬂash clear of all
speculatively-read and speculatively-written bits, and second, a
ﬂash conditional-invalidation operation that clears the valid bit of
any block that has the speculatively-written bit set. Figure 3 illus-
trates standard 6T SRAM cells augmented to support these opera-
tions. INVISIFENCE uses these operations to provide fast specula-
tion commit and abort (described below).
Store buffer extended with ﬂash invalidation. INVISIFENCE
employs a coalescing unordered store buffer sized proportionally
to the number of outstanding store misses (e.g., eight block-sized
entries). Similar to that of the baseline RMO processor, this store
buffer (1) holds retired but not-yet-committed writes, (2) has per-
byte valid bits, (3) is not searched by incoming coherence requests,
and (4) never provides data to other processors. INVISIFENCE adds
the ability to ﬂash-invalidate all speculative entries in the store
buffer, used during abort. To avoid incorrectly invalidating non-
speculative data, the store buffer does not perform coalescing be-
tween speculative and non-speculative stores for a given block.
Optional support for second checkpoint. INVISIFENCE can
optionally support a second checkpoint. To do so, INVISIFENCE
adds a second register checkpoint and pair of speculative access
bits. To avoid having multiple speculative values for a given block
in the L1 cache, stores from the second checkpoint to blocks that
have also been written by the ﬁrst checkpoint are kept in the store
buffer until the ﬁrst checkpoint commits.
INVISIFENCE makesnomodiﬁcationstotheprimarycachedata
array, secondary caches, or the coherence protocol.
3.2 INVISIFENCE Operation
We now describe the operations that INVISIFENCE employs to
support post-retirement speculation, including initiation of spec-
ulation, handling of speculative loads, stores, atomic operations
and memory fences, commit of speculation, and detection/recov-
ery from violations.
Speculation initiation. INVISIFENCE initiates speculation by
taking a register checkpoint.
Speculative loads. Loads that occur during speculation set the
speculatively-read bit for the given cache line. This bit is set either
at execution or at retirement of the load depending on the mode in
which INVISIFENCE is operating, as discussed in Section 4.
Speculative stores. During speculative execution INVISI-
FENCE uses its coalescing store buffer as in the baseline RMO
processor: store hits retire directly into the L1 cache and store
misses retire into the store buffer until the block is ﬁlled, at which
time the store is moved from the store buffer into the L1 cache. In
both cases INVISIFENCE sets the speculatively-written bit of the
block when the cache is updated.
To allow recovery, the processor must prevent the only pre-
speculative copy of a block from being overwritten and thus lost.
4bit bit bit bit
clear conditional_clear
word line word line
Speculatively written bit Valid bit
bit bit word line
Speculatively read bit
Figure 3. Six-transistor SRAM cells (in gray) augmented with circuitry (in black) for ﬂash-clear (left-most and middle cells) and
conditional ﬂash-clear (right-most cell). When the clear signal is asserted, both the read and written bits are pulled down to zero.
When the conditional_clear is asserted, the valid bit is pulled down to zero (invalid) if the speculatively written bit is one.
When a speculative store to a non-speculative dirty block occurs,
the processor initiates a clean-writeback of the block to the next
levelofcachehierarchy,whichtransitionstheblocktothenon-dirty
writable state (Exclusive).2 The speculative store retires into the
store buffer, allowing the cleaning operation to occur in the back-
ground without blocking retirement. Once the cleaning operation is
complete, the store buffer updates the L1 cache and sets the block’s
speculatively-written bit.
Speculative atomic operations. An atomic read-modify-write
operation (such as an atomic increment) is treated as a pair of nor-
mal memory operations, with the restriction that both parts of the
atomic operation must be contained within the same speculation to
guarantee the atomicity of the read-modify-write operation.
Speculative memory fences. While in speculative execution
mode, memory fence operations retire without stalling or waiting
for the store buffer to drain.
Speculation commit. To commit speculation, all prior stores
must have completed into the cache (i.e., the store buffer must be
empty). If the store buffer is not empty, the speculation waits for
the store buffer to drain. Once all prior stores have completed, the
processor ﬂash-clears the read and written bits in the cache tags to
atomically (1) commit all speculative writes and (2) stop tracking
speculative reads.
Violation detection. The processor must ensure that the spec-
ulative reordering of memory operations never becomes visible to
another processor. INVISIFENCE detects potential violations of this
invariant by comparing external coherence requests for a block
against that block’s speculatively-read and speculatively-written
bits: an external write request to a speculatively-read block or
any external request to a speculatively-written block indicates a
potential violation. To ensure detection of all violations, INVISI-
FENCE prevents speculatively accessed blocks from escaping the
cache by forcing a commit before evicting any speculatively-read
or speculatively-written block from the data cache (e.g., for capac-
ity or conﬂict reasons).
The default behavior of INVISIFENCE on detecting a poten-
tial violation is to immediately abort speculation. Alternatively,
INVISIFENCE may defer the offending incoming request for a
bounded timeout interval while it attempts to commit speculation
through a policy called commit on violate. During this interval, if
2In the case where there is a non-speculative entry for that block in
the store buffer, the non-speculative entry is written into the cache
before the cleaning operation is performed.
all the processor’s outstanding store misses complete, the proces-
sor can commit the speculation. To ensure forward progress, the
processor aborts the speculation if it is unable to commit before
the timeout interval expires. By giving the speculation an oppor-
tunity to commit before resorting to speculation rollback, this pol-
icy can substantially reduce the performance penalty of specula-
tion. The experimental evaluation by default assumes the simpler
abort-immediately policy, but it also includes experiments with the
commit-on-violate policy with a 4000 cycle timeout interval.
Speculation abort. To abort speculation and restore pre-
speculative state, the processor ﬂash-invalidates any speculative
entries in the store buffer, invokes the conditional-invalidation
operation on the cache, and ﬂash-clears the read/written bits.
Because the ﬁrst speculative write to a dirty block always forces
a “cleaning” writeback, the pre-speculative value is still available
elsewhere in the memory system. These invalidated blocks will
thus be restored incrementally on demand via normal cache
misses. The processor restarts execution by ﬂushing any in-ﬂight
instructions, restoring the register checkpoint, and resuming
execution at the program counter. To guarantee forward progress
in all cases, the processor completes at least one instruction
non-speculatively before initiating any subsequent speculations.
Discussion. INVISIFENCE commits a group of instructions as
an atomic unit. At commit, INVISIFENCE’s mechanisms enforce
the invariant that no speculatively-read value has changed and no
other processor has seen a speculatively-written value (because
any loss of permissions to a speculatively-accessed block would
have triggered an abort). INVISIFENCE additionally ensures that
all stores have been written to the L1 cache. By ﬂash-clearing the
read/write bits, all stores are made visible to other processors atom-
ically. The entire sequence of speculative memory operations thus
commits into the global memory order atomically, allowing op-
erations to be reordered internally without violating consistency
invariants [27]. As speculative stores do not escape the ﬁrst-level
data cache, ﬂash-invalidating speculatively-written blocks on abort
atomically discards all speculatively-modiﬁed versions.
4. INVISIFENCE Speculation Policies
Theabovemechanismsleavean INVISIFENCE implementationsig-
niﬁcant freedom in choosing speciﬁc policies to determine when
to initiate and commit speculation. As discussed in Section 2.2,
prior proposals have suggested both speculating selectively and
speculating continuously, with tradeoffs to each choice. Inspired by
5Variant Speculates on? % time speculating? Min. chunk size? Snoops load Q?
INVISIFENCE-SELECTIVErmo Fences, atomics 0-10% None Yes
INVISIFENCE-SELECTIVEtso Store/atomic reorderings, fences 10-40% None Yes
INVISIFENCE-SELECTIVEsc All memory reorderings 10-50% None Yes
INVISIFENCE-CONTINUOUS Continuous chunks Near 100% ~100 instructions No
Figure 4. Properties of INVISIFENCE variants. “% time speculating” speciﬁes the percentage of time that the variants spend in
speculation on our workloads (see Figure 10). “Min. chunk size” is the size that a chunk must be before being allowed to commit.
this previous work, this section presents variants of INVISIFENCE
that support each mode of speculative execution: INVISIFENCE-
SELECTIVE speculates only when necessary to minimize risk of
violations, and INVISIFENCE-CONTINUOUS speculates continu-
ouslyto decoupleconsistencyenforcement fromtheprocessor. Fig-
ure 4 summarizes these proposals.
4.1 INVISIFENCE-SELECTIVE
INVISIFENCE-SELECTIVE initiates speculation only when an in-
struction would otherwise stall at retirement due to the ordering
requirements of the target memory consistency model. Under SC,
INVISIFENCE initiates speculation whenever a load is ready to re-
tirebutthestorebufferisnotempty.UnderTSO, INVISIFENCE ini-
tiatesspeculationwhenastoreoranatomicoperationisreadytore-
tire but the store buffer is not empty.3 Finally, INVISIFENCE specu-
lates under RMO when either (1) a memory fence is ready to retire
but the store buffer is not empty or (2) an atomic operation would
stall retirement because of a store miss to the block. Under all mod-
els, both register checkpointing and marking of speculatively-read
bits for loads are performed at instruction retirement, as it is only at
retirement that a given instruction knows whether it is speculative.
INVISIFENCE-SELECTIVE commits speculation opportunisti-
cally and in constant-time whenever the store buffer is empty, be-
cause an empty store buffer indicates that there are no outstand-
ing store misses and thus that any ordering constraints that in-
duced speculation are now satisﬁed. At this point, INVISIFENCE-
SELECTIVE transitions to non-speculative execution until the next
ordering-induced stall. INVISIFENCE-SELECTIVE also commits
upon a cache overﬂow and prior to executing any instruction with
irreversible side effects (e.g., memory operations marked as such in
the MMU). In such cases, it must wait for the store buffer to drain
before committing.
4.2 INVISIFENCE-CONTINUOUS
Based on previous proposals that execute all instructions in spec-
ulative chunks [5, 10, 17, 19], INVISIFENCE-CONTINUOUS is a
variant of INVISIFENCE that speculates continuously to subsume
in-window mechanisms for enforcing memory consistency. Similar
to these previous schemes, in INVISIFENCE-CONTINUOUS loads
mark speculatively-read cache bits at execution rather than retire-
ment. As every load is part of some speculative chunk, this policy
ensures that any consistency violation will be detected without re-
quiring an in-window mechanism (e.g., load queue snooping). A
chunk can commit once all its loads retire and stores complete.
Similar to prior proposals of continuous speculative execution,
INVISIFENCE-CONTINUOUS uses more than one in-ﬂight specula-
tion to overlap the commit of a preceding checkpoint with execu-
3Note that it would be possible to speculate less frequently un-
der TSO by combining INVISIFENCE with a non-speculative FIFO
store buffer. We leave exploration of such a design to future work.
tion of the subsequent checkpoint. To avoid overly-frequent proces-
sor checkpointing, INVISIFENCE-CONTINUOUS imposes a mini-
mum chunk size. After a chunk reaches this minimum size a new
checkpoint is taken once one is available. Pipelined chunk commit
eliminatesstallsthatwouldotherwisearisewhileachunkiswaiting
for its memory operations to complete before committing.
5. Comparison to BulkSC and ASO
Of the prior proposals discussed earlier in Section 2, ASO [33] and
BulkSC [5] are the two most recent of the lineages of speculative
retirement and chunk-based enforcement, respectively. This section
differentiates INVISIFENCE from these two prior proposals along
four dimensions: mechanisms for maintaining speculative memory
state, mechanisms for acquiring permissions for speculative stores,
the commit process, and whether speculation is continuous or se-
lective. Figure 5 summarizes the various proposals’ design choices
and their implications.
Mechanism for maintaining speculative memory state.
INVISIFENCE, BulkSC, and ASO all maintain speculative state in
the data cache for forwarding to subsequent loads. However, they
differ in their mechanism for buffering speculative store state. As
discussed in Section 2.2, ASO maintains the state of all speculative
stores per-store in the Scalable Store Buffer (SSB). Furthermore,
it requires per-word valid bits in the L1 cache to enable correct
store-to-load forwarding from pending store misses, as the L1
cache rather than the SSB is responsible for forwarding from such
pending misses. In contrast, BulkSC and INVISIFENCE buffer
pending store misses in an unordered store buffer and completed
stores in the L1 cache at a per-memory-block granularity, requiring
less than 1KB of storage for the store buffer and obviating the need
for per-word valid bits in the L1 cache.
Mechanism for acquiring permissions for speculative stores.
INVISIFENCE and ASO acquire store permissions eagerly (i.e.,
as stores are encountered) via a conventional invalidation-based
cachecoherenceprotocol.Incontrast,BulkSCusessignature-based
global arbitration to obtain all write permissions for a chunk via a
single operation performed lazily at the time of commit.
The commit process. The above distinctions lead to signiﬁ-
cantly different speculation commit processes, with implications
on commit latency. To tolerate the global arbitration latency in-
volved in its commit process, BulkSC supports multiple in-ﬂight
speculative chunks to overlap commit with subsequent execution.
In contrast, commit is a local operation in INVISIFENCE and ASO.
Under ASO, however, commit requires draining store values from
the FIFO store buffer into the L2 cache. To ensure atomicity, the
cache’s external interface must be disabled during this process, de-
laying other coherence activity. As with BulkSC, ASO supports
multiple in-ﬂight speculations to hide this commit latency. INVISI-
FENCE-SELECTIVE’s constant-time local commit mechanism and
opportunistic commit combine for a constant-time commit process.
Hence, INVISIFENCE-SELECTIVE employs only a single check-
point.
6BulkSC [5] INVISIFENCE-
CONTINUOUS
INVISIFENCE-
SELECTIVE
ASO [33]
Speculative execution Continuous Selective
Violation detection Lazy Eager
Preserving memory state Write back dirty blocks Stores write-thru to L2
Commit mechanism Global arbitration Flash-clear read/written bits Drain stores from SSB to L2
Commit latency Grows with # of processors Constant-time Grows with chunk size
Requires multiple checkpoints? Yes No Yes
Fwding from unﬁlled blocks Coalescing store buffer L1 cache
Impact on memory system Global transfer of signatures Read/written bits in L1 cache Read/written, sub-block bits
Avoids load queue snooping? Yes No
Figure 5. Comparison of speculative implementations of memory consistency.
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Continuous versus selective speculation. As discussed in
Section 2, selective speculation (used by ASO and INVISIFENCE-
SELECTIVE) reduces the window of vulnerability to violations,
whereas continuous speculation (used by BulkSC and INVISI-
FENCE-CONTINUOUS) uniﬁes the in-window and post-retirement
detection of ordering violations, thus eliminating the need for a
distinct in-window mechanisms for enforcing memory ordering.
Summary. Although INVISIFENCE shares attributes with ASO
and BulkSC, INVISIFENCE is the ﬁrst proposal to implement
memory consistency via post-retirement speculation without
requiring either ﬁne-grained buffers to hold speculative state
or requiring global arbitration for commit of speculation. By
maintaining state for pending speculative stores in an unordered
coalescing store buffer and state for completed speculative stores
in the L1 cache, INVISIFENCE avoids ASO’s large SSB and
its sub-block valid bits on L1 cache blocks (reducing dedicated
storage requirements by a factor of 15). INVISIFENCE’s store
buffer capacity requirement is independent of speculation depth.
Instead, it depends only on the number of simultaneous store
misses. By leveraging a conventional invalidation-based cache
coherence protocol to acquire store permissions and detect
violations, INVISIFENCE avoids BulkSC’s global arbitration for
chunk commit permissions and use of non-standard chunk-based
communication mechanisms. Finally, INVISIFENCE supports both
selective and continuous speculation in the context of a standard
cache coherence protocol.
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6. Experimental Evaluation
Our evaluation demonstrates experimentally that INVISIFENCE
effectively eliminates ordering penalties, providing a performance-
transparent implementation of memory ordering in conventional
multiprocessors. Furthermore, we investigate different INVISI-
FENCE policies, highlighting the ways in which consistency model
variations affect performance.
6.1 Methodology
We model INVISIFENCE using the Flexus 3.0.0 [34] full-system
multiprocessor simulation infrastructure. Flexus extends Virtutech
Simics’ SPARC v9 functional model with detailed models of an
out-of-order processor core, cache hierarchy, protocol controllers
and interconnect. We study INVISIFENCE in the context of a 16-
core directory-based shared-memory multiprocessor. We conﬁgure
Flexus to approximate the Intel Core 2 microarchitecture. Figure 6
provides the conﬁguration details of our baseline system model.
We performed sensitivity studies (not shown) to determine store
buffer capacities for INVISIFENCE that provide performance close
to that of a store buffer of unbounded capacity. For INVISIFENCE
conﬁgurations that employ a single checkpoint, a store buffer
with eight entries sufﬁces. Conﬁgurations of INVISIFENCE that
employ two in-ﬂight checkpoints (which includes INVISIFENCE-
CONTINUOUS) use a 32-entry store buffer; this larger store buffer
compensates for the increased pressure caused by keeping stores
from the second checkpoint in the store buffer until the ﬁrst
checkpoint commits if those stores are to blocks previously written
by the ﬁrst checkpoint.
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Figure 8. Speedups of INVISIFENCE over conventional consistency model implementations.
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Figure 9. Time breakdown of INVISIFENCE and conventional consistency model implementations.
Figure 7 describes the set of commercial and scientiﬁc applica-
tions we use to evaluate INVISIFENCE. We measure performance
using the SimFlex multiprocessor sampling methodology [34] and
report 95% conﬁdence intervals on speedup results. Our samples
are drawn over an interval of 10s to 30s of simulated time for OLTP
and web server applications, over the complete query execution for
DSS, and over a single iteration for scientiﬁc applications.
Flexus models both the functional and performance impact of
execution under conventional and speculative implementations of
the SC, TSO, and RMO consistency models. Flexus performs in-
window speculative load execution and store prefetching. We ex-
tend Flexus’ existing post-retirement speculative consistency sup-
port with an implementation of INVISIFENCE. Section 6.4 com-
pares the performance of INVISIFENCE-SELECTIVE against the
ASOsc [33] post-retirement speculation implementation available
in the public Flexus release.
Several of the commercial applications we study require TSO
or stronger consistency for correct execution. We use the same
methodology as prior work [33] to approximate the execution of
these workloads under RMO by inserting memory fences at all lock
acquires. This methodology is unable to introduce fences at lock re-
lease because it is difﬁcult to reliably identify the releasing store for
the complex lock implementations used by our workloads. Hence,
this model strictly overestimates the performance of conventional
RMO, conservatively underestimating the performance beneﬁts of
post-retirementspeculation.Similartopreviouswork[33],oursim-
ulator separately tracks TSO-consistent execution and rolls back on
a mismatch; these rollbacks are extremely rare and have negligible
performance impact.
6.2 Conventional Implementations
As foreshadowed by Figure 1 and demonstrated by prior work [5,
12, 15, 26, 28, 32, 33], Figure 8 shows that varying ordering
constraints introduce substantial penalties in conventional memory
consistency implementations (i.e., those described in Section 2.1).
The three left-most bars in each group in Figure 8 show the rela-
tive performance of conventional SC, TSO, and RMO implemen-
tations (higher is better) for our workloads. The FIFO store buffer
enabled by TSO’s relaxation of store-to-load ordering allows TSO
to outperform SC by 24% on average. RMO’s further relaxations
provide little advantage over TSO for some workloads (e.g., Barnes
and Ocean), but provide signiﬁcant beneﬁt in other workloads (e.g.,
Apache and Zeus). On average, RMO outperforms TSO by 8% for
these workloads.
Figure 9 plots normalized runtimes (the inverse of the speedups
of Figure 8) and divides the execution runtime into various com-
ponents (on this graph, lower is better). The ﬁve runtime compo-
nents are: “Busy” (cycles actively retiring instructions), “Other”
(stall cycles unrelated to memory ordering, e.g., load misses), “SB
full” (cycles that a store is stalling retirement waiting for a free
store buffer entry), “SB drain” (cycles stalling until the store buffer
drains because of an ordering requirement, e.g., for a fence in a
conventional RMO implementation), and “Violation” (cycles spent
executing post-retirement speculation that ultimately rolls back due
to a violation of memory ordering).
Although relaxing memory ordering constraints can improve
performance substantially, the execution time breakdown in Fig-
ure 9 shows that conventional implementations of relaxed consis-
tency are not sufﬁcient to avoid all performance penalties from
memory ordering enforcement. Under TSO, substantial “SB full”
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Figure 10. Percent of cycles that INVISIFENCE variants spend in speculation.
stall cycles occur because a FIFO store buffer does not scale to the
capacity required during store bursts. TSO also suffers from “SB
drain”stallsbecauseofatomicoperations.RMOmostlyavoids“SB
full” cycles, but memory ordering fences induce “SB drain” stalls.
Although RMO incurs no memory ordering stalls in the two scien-
tiﬁc workloads (Barnes and Ocean), the frequent synchronization
in the other workloads prevents the conventional implementation
of RMO from hiding all memory ordering penalties.
6.3 INVISIFENCE-SELECTIVE
The three right-most bars of each group in Figure 8 and Figure 9
represent the corresponding variants of INVISIFENCE-SELECTIVE
conﬁgured to enforce SC, TSO, and RMO (labeled Invisi sc, In-
visi tso, and Invisi rmo respectively). As these graphs indicate,
even the strictest variant of INVISIFENCE-SELECTIVE (INVISI-
FENCEsc) outperforms the conventional implementations of SC,
TSO, and RMO by 36%, 9% and 2% respectively. The runtime
breakdown in Figure 9 shows that INVISIFENCEsc’s performance
improvement over these conventional implementations arises pri-
marily from a substantial reduction in memory ordering penalty
cycles (“SB full” and “SB drain”).
When using INVISIFENCE-SELECTIVE to enforce weaker
ordering constraints, INVISIFENCE achieves even higher per-
formance. As Figure 9 shows, INVISIFENCErmo eliminates
virtually all stalls related to memory ordering. Consequently,
INVISIFENCErmo outperforms the conventional implementation
of RMO by as much as 13% and by 5% on average, demonstrating
that speculation has a beneﬁcial effect even for relaxed consistency
models. INVISIFENCErmo also outperforms INVISIFENCEsc and
INVISIFENCEtso by as much as 7% and 5% respectively (3%
and 2% on average). These performance gains demonstrate the
advantage of executing software under the most relaxed memory
consistency model it supports.
As illustrated by the reduction in “Violation” cycles in Fig-
ure 9 for INVISIFENCErmo versus INVISIFENCEsc, the weaker
memory models incur fewer wasted cycles due to aborted spec-
ulations caused by potential ordering violations. The impact of
violations decreases primarily because the weaker models spend
fewer cycles executing speculatively. Figure 10 shows the percent
of cycles spent in speculation for INVISIFENCE-SELECTIVE for
SC, TSO, and RMO. Whereas INVISIFENCErmo spends less than
10% of time in speculative execution, INVISIFENCEsc and INVISI-
FENCEtso spend up to 50% of cycles speculating.
6.4 Experimental Comparison to ASO
ASO is a closely-related prior proposal, and prior work has shown
ASO has a similar ability to eliminate memory ordering penal-
ties. We have already discussed how INVISIFENCE-SELECTIVE
addresses the signiﬁcant implementation challenges of ASO (Sec-
tion 5), so the focus of this section is to show that INVISIFENCE-
SELECTIVE and ASO achieve similar performance. Comparing the
two left-most bars of each group in Figure 11 (lower is better)
shows that both ASO and INVISIFENCE-SELECTIVE eliminate al-
most all memory ordering stalls (as indicated by the small size of
the “Violation”, “SB drain” and “SB full” segments). Correspond-
ingly, they have similar runtime, with ASO slightly outperforming
INVISIFENCE (by 1% on average and at most 5%) due to less time
spent performing speculative work that is later discarded due to a
violation.
Upon further investigation, we found ASO’s use of multiple
in-ﬂight speculations is mostly responsible for this small perfor-
mancedifference,becauseASOperiodicallytakescheckpointsdur-
ing speculative execution to reduce the amount of work discarded
when violations occur. Adding a second in-ﬂight speculation to
INVISIFENCE-SELECTIVE can close the performance gap. The
right-most bar of each group in Figure 11 shows that when we
modiﬁed INVISIFENCE-SELECTIVE to exploit two in-ﬂight spec-
ulations, the performance gap between it and ASO disappears (the
difference in average performance is negligible). However, as the
performance penalty of eschewing multiple checkpoints is only 1%
on average, the additional design and veriﬁcation complexity of
supporting multiple checkpoints in INVISIFENCE-SELECTIVE is
likely not justiﬁed.
6.5 INVISIFENCE-CONTINUOUS
By adopting the continuous speculation approach of prior
work [5, 19], INVISIFENCE-CONTINUOUS inherits the ability
to eliminate the need for a separate conventional mechanism for
detecting in-window memory reordering violations (e.g., load
queue snooping). Figure 12 shows the runtime (lower is better) of
INVISIFENCE-CONTINUOUS using the abort-immediately policy
(labeled Invisi cont) as compared to conventional SC, RMO, and
INVISIFENCErmo. On average, INVISIFENCE-CONTINUOUS
achieves a 27% speedup over conventional SC. However,
INVISIFENCE-CONTINUOUS does not perform as well as either
conventional RMO or INVISIFENCErmo (which outperform
INVISIFENCE-CONTINUOUS by an average of 5% and 10%,
respectively). Furthermore, in two cases the performance of
INVISIFENCE-CONTINUOUS falls behind that of conventional SC.
The cause of this performance degradation is INVISIFENCE-
CONTINUOUS’s signiﬁcant “Violation” cycles on these workloads.
Because INVISIFENCE-CONTINUOUS spends essentially all of ex-
ecution time in speculation, it is signiﬁcantly more vulnerable to
violations than INVISIFENCE-SELECTIVE. Detailed investigations
of this effect (results omitted for brevity) indicate that the in-
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Figure 11. Runtime of ASO, INVISIFENCE, and INVISIFENCE with two checkpoints.
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Figure 12. Runtime of SC, INVISIFENCE-CONTINUOUS, RMO, INVISIFENCE-CONTINUOUSCoV, and INVISIFENCErmo.
creased violations of INVISIFENCE-CONTINUOUS do in fact arise
because of this increased time in speculation (as opposed to the
other minor behavioral and hardware differences between INVISI-
FENCE-CONTINUOUS and INVISIFENCE-SELECTIVE, e.g., mark-
ing speculatively-accessed bits in the cache at load execution rather
than retirement).
6.6 Impact of the Commit-on-Violate Policy
Employing the commit-on-violation (CoV) policy (Section 4.2)
in INVISIFENCE-CONTINUOUS substantially improves its perfor-
mance. As indicated by the fourth bar in Figure 12, INVISIFENCE-
CONTINUOUSCoV nearly eliminates the lost cycles due to aborts
caused by memory ordering violations. This reduction in viola-
tions has a ﬁrst-order effect on performance: using CoV increases
performance by as much as 31% and by 8% on average. INVISI-
FENCE-CONTINUOUSCoV outperforms conventional RMO by an
average of 3% and provides most of the performance beneﬁts of
INVISIFENCE-SELECTIVE (INVISIFENCErmo is on average only
2% faster than INVISIFENCE-CONTINUOUSCoV).
We have also investigated CoV in the context of INVISIFENCE-
SELECTIVE (results not shown), but as INVISIFENCE-SELECTIVE
has far fewer aborts than INVISIFENCE-CONTINUOUS, the perfor-
mance beneﬁts of CoV are negligible (less than 1% on average).
7. Conclusions
We have presented INVISIFENCE, a new design for speculative
memory consistency that enables performance-transparent mem-
oryorderinginconventionalmultiprocessorsunderanyconsistency
model. INVISIFENCE is based on well-understood post-retirement
speculation mechanisms proposed in other contexts. By choosing
appropriate policies for when to initiate speculation, INVISIFENCE
can employ selective speculation to exploit the underlying sys-
tem memory model to reduce vulnerability to rollback or continu-
ous speculation to subsume in-window memory ordering specula-
tion mechanisms. In its highest-performing conﬁguration, INVISI-
FENCE requires only a single register checkpoint, two bits per L1
cache block, and an eight-entry coalescing store buffer — less than
1KB of additional state over a conventional multiprocessor.
INVISIFENCE joins the growing body of work (e.g., check-
pointed early load retirement, speculative compiler optimizations,
speculative locking, and best-effort transactional memory) that
exploits similar, simple post-retirement speculation mechanisms.
INVISIFENCE uses such mechanisms to provide an avenue to
substantially improve the performance of existing software,
whether written for strict or relaxed consistency models.
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